• Àüü
  • ÀüÀÚ/Àü±â
  • Åë½Å
  • ÄÄÇ»ÅÍ
´Ý±â

»çÀÌÆ®¸Ê

Loading..

Please wait....

Çмú´ëȸ ÇÁ·Î½Ãµù

Ȩ Ȩ > ¿¬±¸¹®Çå > Çмú´ëȸ ÇÁ·Î½Ãµù > Çѱ¹Á¤º¸Åë½ÅÇÐȸ Çмú´ëȸ > 2017³â Ãß°èÇмú´ëȸ

2017³â Ãß°èÇмú´ëȸ

Current Result Document :

ÇѱÛÁ¦¸ñ(Korean Title) »ç¹°ÀÎÅÍ³Ý ±â±â¸¦ À§ÇÑ °æ·® Elliptic Curve Diffie-Hellman Å° »ý¼º±â Çϵå¿þ¾î ¼³°è
¿µ¹®Á¦¸ñ(English Title) Lightweight Hardware Design of Elliptic Curve Diffie-Hellman Key Generator for IoT Devices
ÀúÀÚ(Author) Guard Kanda   ·ù±¤±â   Guard Kanda   Kwangki Ryoo  
¿ø¹®¼ö·Ïó(Citation) VOL 21 NO. 02 PP. 0581 ~ 0583 (2017. 10)
Çѱ۳»¿ë
(Korean Abstract)
»õ·Î¿î ¾Ïȣȭ ¾Ë°í¸®ÁòÀÎ ECC (Elliptic Curve Cyptography)´Â elliptic curvesÀ» ±â¹ÝÀ¸·Î Çϸç, Æ÷ÀÎÆ® ¿¬»ê°ú Elliptic Curve Discrete Logarithm Problem (ECDLP)À» Æ÷ÇÔÇÑ´Ù. ECDLP´Â ½¬¿î Å°»ý¼º°ú ´Ü¹æÇâ ¾Ïȣȭ, Å°ÀÇ ¿ª»ý¼ºÀÌ ºÒ°¡´ÉÇÑ Æ¯Â¡À» °¡Áö°í ÀÖ´Ù. ÀÌ·¯ÇÑ ECDLPÀÇ Æ¯Â¡Àº °³ÀÎÁ¤º¸ º¸È£¿¡ ¸Å¿ì °­ÇÏ´Ù. º» ³í¹®¿¡¼­ Á¦¾ÈÇÏ´Â °æ·® ECDH Å° »ý¼º±â Çϵå¿þ¾î´Â Elliptic Curve Integrated Encryption Scheme (ECIES) ¹× Å° °øÀ¯¿¡ »ç¿ëÇÒ ¼ö ÀÖ´Â 163 ºñÆ® °øÀ¯Å°¸¦ »ý¼ºÇÑ´Ù. Á¦¾ÈÇÏ´Â Çϵå¿þ¾î ±¸Á¶¿¡¼­´Â ÀÛÀº °í¼Ó °ö¼À ¾Ë°í¸®ÁòÀ» »ç¿ëÇÏ¿© È®ÀåµÈ À¯Å¬¸®µå ¾Ë°í¸®ÁòÀ» ±¸ÇöÇß´Ù. Á¦¾ÈÇÏ´Â Çϵå¿þ¾î ±¸Á¶´Â Verilog HDLÀ» »ç¿ëÇÏ¿© ¼³°èµÇ¾úÀ¸¸ç, vivado ISE 2016.3°ú virtex-7 FPGA º¸µå¸¦ ÅëÇØ ±¸ÇöÇÏ¿´´Ù.
¿µ¹®³»¿ë
(English Abstract)
Elliptic curve cyptography is relatively a current cryptography based on point arithmetic on elliptic curves and the Elliptic Curve Discrete Logarithm Problem (ECDLP). This discrete logarithm problems enables perfect forward secrecy which helps to easily generate key and almost impossible to revert the generation which is a great feature for privacy and protection. In this paper, we provide a lightweight Elliptic Curve Diffie-Hellman (ECDH) Key exchange generator that creates a 163 bit long shared key that can be used in an Elliptic Curve Integrated Encryption Scheme (ECIES) as well as for key agreement. The algorithm uses a fast multiplication algorithm that is small in size and also implements the extended euclidean algorithm. This proposed architecture was designed using verilog HDL, synthesized with the vivado ISE 2016.3 and was implemented on the virtex-7 FPGA board.
Å°¿öµå(Keyword) ECC   ECDH   lightweight encryption   ECIES  
ÆÄÀÏ÷ºÎ PDF ´Ù¿î·Îµå